Author, Subjects, Keywords

Cited Author

 

 
   » By Author or Editor
 » Browse Author by Alphabet
 » By Journal
 » By Subjects
 » Malaysian Journals
 » By Type
 » By Year
 » By Latest Additions
 
 
   » By Author
 » Top 20 Authors
 » Top 20 Article
 » Top Journal Cited
 » Top Article Cited
 » Journal Citation Statistics
 » Usage Since Sept 2007


 
 
 

Login | Create Account

Under bump metallurgy (ubm)-a technology review for flip chip packaging

Arshad M.K.Md, and Hashim U., and Muzamir Isa, (2007) Under bump metallurgy (ubm)-a technology review for flip chip packaging. International Journal of Mechanical and Materials Engineering, 2 (1). pp. 48-54. ISSN 1823-0334

[img]
Preview
PDF (Full Text) - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
211Kb

Official URL: http://ejum.fsktm.um.edu.my/ArticleInformation.aspx?ArticleID=710

Affiliations

Kolej Universiti Kejuruteraan Utara Malaysia, PPK Mikroelektronik
Kolej Universiti Kejuruteraan Utara Malaysia, PPK Mikroelektronik
Kolej Universiti Kejuruteraan Utara Malaysia, PPK Sistem Elektrik

Abstract

Flip chip packaging technology has been utilized more than 40 years ago and it still experiencing an explosives growth. This growth is driven by the need for high performance, high volume, better reliability, smaller size and lower cost of electronic consumer products. Wafer bumping is unavoidable process in flip chip packaging, thus, picking the correct bumping technology that is capable of bumping silicon wafer at high yield and a high reliability with lower cost is challenging. This paper discusses the available wafer bumping technologies for flip chip packaging. The discussion will be focused on process assembly, solder ball compatibility, design structure and lastly cost which translated to overall product costs.

Item Type:Journal
Keywords:Flip chip Technology, Wafer Bumping, Flip chip packaging
Subjects:T Technology, Engineering
ID Code:10469

[1] Lin K.L. & Chang S.Y. The Morphologies and the Chemical States of the Multiple Zincating Deposits on Al pads of Si Chips. Thin Solid Films 288 (1-2) : pp.36-40 (1996).

[2] Yau E.W.C., Gong J.F., Chan P. Al Surface Morphology Effect on Flip Chip Solder Bump Shear Strength. Microelectronic Reliability 44 (2) : pp. 323-331 (2004)

[3] The European Parliment and the Council of the European

Union. Directive 2002/95/EC on the Restriction of the

Use of Certain Hazardous Substances (RoHS) in Electrical and Electronic Equipment (IEEE). Official Journal of the European Union, February 13 : pp.

L37/24 -38 (2003)

[4] Wong C.L. & How J. Low Cost Flip Chip Bumping Technology. Proceeding Electronic Packaging Technology Conference 1 : pp 244-250 (1997)

[5] Jang S.Y. & Paik K.W. Pb-Free Bumping Technology and UBM (Under Bump Metallurgy). Advance in Electronic Materials and Packaging. EMAP 2001 : pp121-128 (2001)

[6] Lu S.W., Uang R.H., Chen K.C., Hu H.T., Kung L.C., Huang H.C. Fine Pitch Low-Cost Bumping for Flip Chip Technology. Electronics Manufacturing Technology Symposium IEEE/CPMT 24 : pp. 127-130 (1999).

[7] Osmann A., Simon J., Reichl H., The Pretreatment of Aluminum Bondpads for Electroless Nickel Bumping. Proceeding Multi-Chip Module Conference, MCMC-93 2: pp. 74-48 (1993).

[8] Simon J., Zakel E., Reichl H. Electroless Deposition of Bumpss for TAB Technology. Proceeding Electronic Components and Technology Conference 40 : pp. 412-417 (1) (1990)

[9] Chen C.J., & Lin K.W. Internal Stress and Adhesion on Amorphous Ni-Cu-P Alloy on Aluminum. Thin Solid Films 370 (1-2) : pp. 106-113 (2000)

[10] Hutt D.A., Liu C., Conway P.P., Whalley D.C., Mannan S.H. Electroless Nickel Bumping of Aluminum Bond Pads – II. Electroless Nickel Plating. Components and Packaging Technologies, IEEE Transaction 25 (1) : pp98-105 (2002)

[11] Popelar S., Stranjord A., Niemet B. A Compatibility Evaluation of Lead-Based and Lead-Free Solder Alloys in Conjunction with Electroless Nickel/Immersion Gold Flip Chip UBM. IMAPS International Symposium on Microeletroelectronics, Baltimore, Maryland : pp. 72-

77 (2001)

[12] Liu X. Processing and Reliability Assesment of Solder Joint Interconnection for Power Chips. Phd Thesis. Virginia Polytechnic Institute and State University (2001)

[13] Haque, S. Processing and Characterization of Device Solder Interconnection and Module Attachment for Power Electronics Modules. PhD Thesis. Virginia Polytechnic Institute and State University. (1999)

[14] Patterson D.S., Elenius P., Leal J.A. Wafer Bumping Technologies – A Comparative Analysis of Solder Deposition Processes and Assembly Considerations. Advanced in Electronic Packaging, ASME. INTERPack 97, EEP 19(1). ASME New York : pp 337-351 (1997)

[15] Lau J.H. Presentation Slide. Seminar: Semiconductor Advanced Packaging. Jointly - Organized by IEEE - CPMT Malaysia Chapter with ON Semiconductor at Holiday Villa Subang, Malaysia. (5th Sept 2005)

[16] Elenius P. Flip Chip Bumping for IC Packaging Contractors. Technology Research Centre (1998). (Online) www.flipchip.com (12 Dec 2006 accessed).

[17] Jittinorasett, S. 1999. UBM formation on single ie/dice for flip chip application. MSc Thesis. Virginia Polytechnic Institute and State University (1999)

Repository Staff Only: item control page