Author, Subjects, Keywords

Cited Author

 
 
   » By Author or Editor
 » Browse Author by Alphabet
 » By Journal
 » By Subjects
 » Malaysian Journals
 » By Type
 » By Year
 » By Latest Additions
 
 
   » By Author
 » Top 20 Authors
 » Top 20 Article
 » Top Journal Cited
 » Top Article Cited
 » Journal Citation Statistics
 » Usage Since Sept 2007


 
 
 

Login | Create Account

Modeling Router Hotspots on Network-On-Chip

Siti Aisah Mat Junos Yunus, and Muhammad Nadzir Marsono, and Izzeldin Ibrahim, (2010) Modeling Router Hotspots on Network-On-Chip. Journal of Telecommunication, Electronics and Computer Engineering, 2 (2). pp. 61-66. ISSN 2180 - 1843

[img]PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader

Official URL: http://www.utem.edu.my

Affiliations

Universiti Teknikal Malaysia Melaka. Faculty of Electronics and Computer Engineering
Universiti Teknologi Malaysia. Faculty of Electrical Engineering

Abstract

in complex System-on-Chip (SoC) designs that provides efficient on-chip communication architecture. It offers scalable communication to SoC and allows decoupling of communication and computation. In NoC, design space exploration is critical due to trade-offs among latency, area, and power consumption. Hence, analytical modeling is an important step for early NoC design. This paper presents a novel top-down approach router model, and utilizes this model for analysis mesh NoC performance measured in terms of throughput, average of queue size, efficiency, and loss and wait time. As case study, the proposed model is used to map a MPEG4 video core to a 4x4 mesh NoC with deterministic routing to measure the overall NoC quality of service, The model is used also to present how much occupancy of average
queue size for each router that reduces resources (hardware) area and cost. The accuracy of this approach and its practical use is illustrated through extensive simulation results.

Item Type:Journal
Keywords:Markov chain, Network-on-Chip, Queue, Router, System-on-Chip.
Subjects:T Technology, Engineering
ID Code:11539

[1] T. Ahonen, S. Virtanen, J. Kylliainen, D. Truscan, T. Kasanko, D.Siguenza-Tortosa, T. Ristimaki, J. Paakkulainen,

T. Nurmi, I. Saastamoinen, H. Isannainen, J. Lilius, J. Nurmi, and J. Isoaho ”A brunch from the coffee table - case study in NoC platform design,” in Interconnect-Centric Design for Advanced SoC and NoC, J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, Eds. Kluwer Academic Publishers, 2004, pp.425-453.

[2] W. J. Bainbridge and S. B. Furber, ”CHAIN: A delay insensitive chip area interconnect,” IEEE Micro special Issue on Design and Test of System on Chip, vol. 142, No.4., pp. 16-23, Sep. 2002.

[3] L. T. Smit, G. J. M. Smit, P. J. M. Havinga, J. A. Huisken, K. G. W. Goossens, and J.T. M. H. Dielissen, ”Towards a model for making a trade-off between QoS and costs,” in Proceedings of the CTIT workshop. Mobile Communications in perspective, pp. 105-109, Feb. 2001.

[4] M. Liu, ”Improving the performance of a wormhole router and wormhole flow control,” Master’s thesis, School for Information and Communication Technology, Royal Institute of Technology, Stockholm, Sweden,Dec.2005. [Online]. Available: http://www.imit.kth.se/ axel/papers/2005/MScming-liu.pdf

[5] L. T. Smit, G. J. M. Smit, P. J. M. Havinga, J. A. Huisken, K. G. W.Goossens, and J.T. M. H. Dielissen, ”Towards A model for making A trade-off between QoS and costs,” in Proceedings of the CTIT workshop. Mobile Communications in perspective, Feb. 2001.

[6] J. Hu and R. Marculescu, ”Applicationspecific buffer space allocation for networks-on-chip router design,” in Proceedings of the IEEE/ACM International conference on Computeraided design, San Jose, CA, Nov. 6-10,2004, pp. 354-361.

[7] P. Avasare, V. Nollet, J.-Y. Mignolet, D.Verkest, and H. Corporaal, ”Centralized end-to-end flow control in a best-effort network-on-chip,” in Proceedings of the 5th ACM international conference on Embedded software (EMSOFT ’05).

New York, NY, USA: ACM Press, 2005,pp.17-20.

[8] P. Vellanki, N. Banerjee, and K. Chatha, ”Quality-of-Service and Error Control Techniques for Network-on-Chip Architectures,” in Proceedings of the Great Lakes Symposium on VLSI,2004.

[9] J. Chan and S. Parameswaran, ”NoCGEN: A template based reuse methodology for networks on chip architecture,” in Proceedings of 17th International Conference on VLSI Design, Mumbai, India, Jan. 5-9, 2004,pp. 717-720.

[10] K. Goossens, J. Dielissen, and A. Radulescu, ”Æthereal network on chip: concepts, architectures, and implementations,” IEEE Design and Test of Computers, vol. 22, no. 5, pp.21-31, Sept. 2005.

[11] D. Ching, P. Schaumont, and I. Verbauwhede, ”Integrated modeling and generation of a reconfigurable

network-on-chip,” in 18th International Parallel and Distributed Processing Symposium, Santa Fe, NM, Apr. 26-30,

2004, pp. 139-146.

[12] L.-S. Peh and W. J. Dally, ”A delay model for router microarchitectures,” IEEE Micro, vol. 21, no. 1, pp. 26-34,

Jan. 2001.

[13] D. S. Tortosa and J. Nurmi, Topology design for global link optimization for ap- plication specific network-on-chip, in Proc. International Symposium on System- on-Chip SoC2004, Tampere,Finland, 2004, pp. 135138.

[14] A. Chien, A cost and speed model for k-ary n-cube wormhole routers, IEEE Trans- actions on Parallel and Distributed Systems, vol. 9, no. 2, pp.2936, Feb. 1998.

[15] S.Kumar, A.Jantsch, J.-P.Soininen, M.Forsell, M.Millberg, J.Oberg, K.Tiensyrja and A.Hemani. A Network-on-Chip Architecture and Design Methodology. In proceedings of the IEEE Computer Society Annual Symposium on VLSI. 2002.

[16] E. Baydal, P. Lopez and J. Duato. Increasing the Adaptivity of Routing Algorithms for k-ary n-cubes. In Proc. 10th Euromicro Workshop on Distributed and Network-based Processing. pp. 455-462. Jan. 2002.

[17] W.J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Proc. Design Automation Conf. (DAC). pp. 683-689. 2001.

[18] Fayez Gebali. Computer Communication Networks Analysis

and Design. Springer. 2008.

[19] J.Duato, S. Yalmanchili and L. Ni. Interconnection Networks. IEEE Computer Society. 1997.

[20] D.Bertozzi and A.Jalabert. NoC Synthesis Flow for Customized Domain Specific Multiprocessor System-on-

Chip. IEEE Transaction on Parallel and Distributed System. vol. 16, no. 2, pp.113-129. Feb. 2005.

Repository Staff Only: item control page
 
 
 
 
 
 
© Copyright 2007 MyAIS Faculty of Computer Science and Information Technology, University of Malaya – All Rights Reserved. Malaysian Abstracting and Indexing System is powered by EPrints 3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.