Author, Subjects, Keywords

Cited Author

 

 
   » By Author or Editor
 » Browse Author by Alphabet
 » By Journal
 » By Subjects
 » Malaysian Journals
 » By Type
 » By Year
 » By Latest Additions
 
 
   » By Author
 » Top 20 Authors
 » Top 20 Article
 » Top Journal Cited
 » Top Article Cited
 » Journal Citation Statistics
 » Usage Since Sept 2007


 
 
 

Login | Create Account

Design of CMOS Up-Conversion Mixer for RF Integrated Circuit

Ramiah, Harikrishnan, and Tun Zainal Azni Zulkifli, and Mohammad Awan, (2007) Design of CMOS Up-Conversion Mixer for RF Integrated Circuit. Elektrika Journal of Electrical Engineering, 9 (1). pp. 1-8. ISSN 01284428

[img]
Preview
PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
445Kb

Official URL: http://fke.utm.my/elektrika/june07/paper1june07.pdf

Affiliations

Universiti Sains Malaysia, School of Electrical & Electronic Engineering, RFIC Design Group
Universiti Teknologi PETRONAS

Abstract

The design, analysis and implementation of a high frequency 1-3GHz tunable pure NMOS Quadrature Up-Conversion mixer topology are presented. The mixer is implemented in a deep submicron 0.25μm CMOS process technology. Utilizing an off-chip tunable inductor had achieved tunable range of frequency. Various passive components had been incorporated in the circuitry to increase the linearity of the topology. The mixer, which is a configuration of a balanced modulator, is composed from a Parallel Structure Low Voltage Multiplier topology, High Gain Phase Shifting network and a Differential Cascode amplification stage at the output. Various topology of four quadrant multiplier, biased in different region of operation had been simulated and analyzed. The utilized topology requires fewer amounts of stacked transistors, thus reducing the voltage headroom requirement of the circuitry. The proposed high gain phase shifter relaxes the requirement of cascading several stages of limiting amplifier at the output. Operating from a power supply of 2.0V, it consumes 150mW of power, with an OIP3 of 0dBm and 1dB compression level of 4.6dB.

Item Type:Journal
Keywords:Balanced-modulator, CMOS analog integrated circuit, Mixers, Phase shifters, RFIC.
Subjects:T Technology, Engineering
ID Code:2471

[1] B. Razavi, RF Microelectronics, London : Prentice Hall, 1998.

[2] P. Kinget and M.Steyart, “A 1GHz CMOS Up-Conversion Mixer”, IEEE Journal of Solid-State Circuits, Vol.32, pp. 370-376, March 1997.

[3] T. Manku and E. Shin, “A Low-Voltage Design Technique for RF Integrated Circuits”, IEEE Transaction on Circuits and Systems-II Analog and Digital Signal Processing, Vol. 45, pp. 1408-1413, October 1998.

[4] G. Ferri and W. Sansen, “A Rail-to-Rail Constant-gm Low-Voltage CMOS Operational Transconductance Amplifier”, IEEE Journal of Solid-State Circuits, Vol. 32, pp. 1563-1567, October 1997.

[5] V. Vojkan, V.D.T. Johan, L. Arjan and V.R. Arthur, “A High Gain, Low Voltage Folded-Switching Mixer with Current-Reuse in 0.18μm CMOS,” IEEE J. Solid - State Circuit, vol. 40, pp. 1259 – 1264, June 2005.

[6] A. Hastings, The Art of ANALOG LAYOUT, United States: Prentice Hall, 2001.

[7] S.Y. Hsiao and C.Y. Wu, “A Parallel Structure for CMOS Four Quadrant Analog Multipliers and Its Application to a 2GHz RF Downconversion Mixer”, IEEE Journal of Solid-State Circuits, vol.33, pp. 839 869, June 1998.

[8] T. Tsukahara and M. Ishikawa, “A 2-V 2GHz Si-Bipolar Direct Conversion Quadrature Modulator”, IEEE Journal of Solid-State Circuits, vol. 31, pp. 263-267, February 1996.

[9] S. Otaka, T. Yamgi, R. Fujimoto, C. Takashi and H. Tanimoto, “A Low Local Input 1.9GHz Si-Bipolar Quadrature Modulator with no Adjustment”, IEEE Journal of Solid-State Circuits, vol.31, pp. 30 –37, January 1996.

[10] B. Razavi, Design of Analog CMOS Integrated Circuits, New York : McGraw- Hill, 2001.

[11] A. N. Karanicolas, “A 2.7V 900MHz CMOS LNA and Mixer”, IEEE Journal of Solid-State Circuits, vol.31, pp. 1939-1944, December 1996.

[12] S. Pipilos, Y. Tsividis, J. Ferik and Y. Papananos, “A Si 1.8GHz RLC Filter with Tunable Center Frequency and Quality Factor”, IEEE Journal of Solid- State Circuits, vol.31, pp. 1517-1524, October 1996.

[13]C.Y. Wu and S.Y. Hsia, “The Design of a 3V-900MHz CMOS Bandpass Amplifier”, IEEE Journal of Solid-State Circuits, vol.32, pp. 159-166, February 1997.

[14] K. Ashby, A. Koullias, W. Finley, J. Bastek and S. Mainian, “High Q Inductors for Wireless Application in a Complementary Silicon Bipolar Process”, IEEE Journal of Solid-State Circuits,” vol.31, pp. 4-8 ,January 1996.

[15] K. -L. Fong and R. G. Meyer, “High- Frequency Nonlinearity Analysis of Common-Emitter and Differential- Pair Transconductance Stages”, IEEE Journal of Solid- State Circuits, vol. 33, pp. 548-555, April 1998.

[16] M. Steyeart and M. Borremans, “A 2V, Low Distortion, 1GHz CMOS Up-conversion Mixer”, IEEE Journal of Solid-State Circuits, vol. 33, pp. 359-366, March 1998.

[17] http ://www.minicircuits.com/application.html.

Repository Staff Only: item control page