Author, Subjects, Keywords

Cited Author

 
 
   » By Author or Editor
 » Browse Author by Alphabet
 » By Journal
 » By Subjects
 » By Affiliations
 » By Type
 » By Year
 » By Latest Additions
 
 
   » By Author
 » Top 20 Authors
 » Top 20 Article
 » Top 20 Journal Cited
 » Top 20 Cited
 » Top 20 Author Cited
 » Usage Since Sept 2007


 
 
 

Login | Create Account

Survey of Network Processors (NP)

Ettikan, K. and Rosni Abdullah, (2003) Survey of Network Processors (NP). Malaysian Journal of Computer Science, 16 (2). pp. 21-37. ISSN 0127-9084

Full text not available from this repository.

Official URL: http://mjcs.fsktm.um.edu.my/detail.asp?AID=266

Affiliations

Universiti Sains Malaysia

Abstract

Network processing is becoming increasingly challenging to the network architects and engineers in terms of hardware design and application development due to an increase in packet processing complexity and constantly evolving protocol standards. New inventions in the transmission medium such as DWDM, SDH and GigaEthernet increase bandwidth capacity of the network. Meanwhile, more network-oriented applications are becoming popular. All these require faster and programmable packet processing capabilities in the inter-connecting network nodes. Packet processing technology of network equipment is seeing a migration from ASIC solutions to NP. In this paper, we review the latest technology of NP, which has been designed today for next generation networks. NP has to adapt to rapid protocol standards change and perform at wire speed like ASIC solutions, using considerably easier programmable NPs besides maintaining short time-to-market and time-in-market which is essential to meet tomorrow’s network demand. This paper discusses the trend in NP architecture, packet processing classification functions and the challenges ahead for the network processors architecture. The authors feel this is the first survey paper on NP.

Item Type:Journal
Keywords:Network Processor, Packet Processing, Parallel Processing, Address Lookup and Programming Element
Subjects:Q Science
ID Code:374

Ettikan, K.; Rosni Abdullah, “High Speed Packet Processing Challenges for Network Processors”, Proceedings, M2USIC (MMU International Symposium on Information and Communications Technologies) 2003, 2-3 October, Malaysia, 2003.

Wolf, T.;Turner, J.S. “Design Issues for High-Performance Active Routers”, Selected Areas in Communications, IEEE Journal, Volume: 19 Issue: 3, March 2001, pp. 404-409.

Karim, F.;Nguyen, A.;Dev, S.;Rao, R. “On-Chip Communication Architecture for OC-768 Network Processors”. Design Automation Conference Proceedings, 2001, pp. 678-683.

Paulin, P.G.;Karim, F.;Bromley, P. “Network Processor: A Perspective on Market Requirements, Processor Architecture and Embedded S/W Tools”. Design, Automation and Test in Europe, 2001, Conference and Exhibition Proceedings, 2001, pp. 420-427.

Intel, Networking & Communications Building Blocks, Network Processors, http://developer.intel.com/design/network/products/npfamily/index.htm, June, 2002.

Paul Alexander, Application of Programmable Multithreaded Network Processor Architecture to OC-192 Packet Forwarding, http://www.lexra.com, June 2002.

IBM, Networking Technologies, http://www-3.ibm.com/chips/products/wired/, June 2002.

MMC Networks, Revolutionizing the Way Internet Infrastructure is Built, http://www.mmcnet.com/Solutions/, June 2002.

Bay Microsystems, Montego, http://www.baymicrosystems.com/solutions/montego.html, June 2002.

Agere Systems, The Challenge for Next Generation Network Processors, http://www.agere.com/metro_regional_transport/network_processors.html

Broadcom Corporation, Broadband Processor Product Line, http://www.broadcom.com/broadbandproducts.html, June 2002.

Xelerated , Xelerator™ Product Family, A Complete Network Processor And Traffic Manager Offering, http://www.xelerated.com/upload/products/Product%20Family_APR02.pdf, June 2002.

Ezchip Technologies, NP-1 10-Gigabit 7-Layer Network Processor, http://www.ezchip.com/html/in_prod.html, June 2002.

Motorola, C-Port™ Network Processors, http://e-www.motorola.com/webapp/sps/site/ June, 2002.

Vitesse Semiconductor, IQ2000 and IQ2200 Families of Network Processors, http://www.vitesse.com/products/, June 2002.

Araujo, A.;Malik, S. “Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures”, in Proc. 8th Int. Symp. System Synthesis, Sept. 1995, pp. 36-41.

Liao, S.; Devadas, S.;Keutzer, K.;Tjiang, S.;Wang, A. “Code Optimization Techniques for Embedded DSP Microprocessors,” in Proc. 32nd Design Automation Conf., June 1995, pp. 599-604.

Wagner, J.; Leupers, R., “C Compiler Design for a Network Processor”. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions, Volume: 20 Issue: 11, Nov. 2001, pp. 1302-1308.

J. Wagner, J.;Leupers, R.; C Compiler Design for Industrial Network Processor, http://www.cis.ohio-state.edu/~gb/cis888.12g/Papers/c-compiler-design-for.pdf, June 2002.

Xiaoning Nie, Gazsi, L., Engel, F., Fettweis, G., “A New Network Processor Architecture for High-Speed Communmications”. Signal Processing Systems, SiPS 99, IEEE Workshop, 1999, pp. 548-557.

Stephenson, M.; Babb, J.; Amarasinghe, S. “Bitwidth Analysis with Application to Silicon Compilation”, in Proc. ACM SIGPLAN Conf. Program Language Design and Implementation, June 2000, pp. 108-120.

Tilman Wolf and Mark A. Franklin, “Locality-Aware Predictive Scheduling of Network Processors”. Performance Analysis of Systems and Software, ISPASS, IEEE International Symposium, 2001, pp. 152-159.

Feliks Welfeld, “Network Processing in Content Inspection Application”. System Synthesis, The 14th International Symposium, 2001, pp. 197-201.

Rabaey, J.M.; Potkonjak, M.; Koushanfar, F.; Li, Suet-Fei; Tuan, T. “Challenges and Opportunities in Broadband and Wireless Communication Designs”. Computer Aided Design, ICCAD, IEEE/ACM International Conference, 2000, pp. 76-82.

Joseph William, “Architectures for Network Processing”. VLSI Technology, Systems, and Applications, 2001. Proceedings of Technical Papers, International Symposium, 2001, pp. 61-64.

Bux, W.; Denzel, W.E.; Engbersen, T.; Herkersdorf, A.; Luijten, R.P. “Technologies and Building Blocks for Fast Packet Forwarding”. IEEE Communications Magazine, Volume 39 Issue 1, Jan. 2001 pp 70-77.

Network Processing Forum, http:/www.npforum.org, June 2002.

Wolf, T.; Franklin, M. “Commbench – A Telecommunications Benchmark for Network Processors”. Performance Analysis of Systems and Software, ISPASS, IEEE International Symposium, 2000, pp. 154-162.

Lee, C. et.al, “MediaBench: A Tool for Evaluating and Synthesizing”. Multimedia and Communications Systems, in Proc. of International Symposium on Microarchitecture, IEEE Micro-30, 1997.

Memik, G.; Mangione-Smith; W.H.; W. Hu, W. “NetBench: A Benchmarking Suite for Network Processors”. Computer Aided Design, ICCAD, IEEE/ACM International Conference 2001, pp. 39-42.

Ted G. Lewis; Hesham El-Rewini; Kim, In-Kyu, Introduction to Parallel Computing. Prentice Hall International, 1992.

Shreedhar, M.; Varghese, G.“Efficient Fait Queuing Using Deficit Round Robin”, Proc. of SIGCOMM ’95, Cambridge, MA, 1995.

Linux, http://www.linux.org, June 2002.

VxWorks, http://www.vxworks.com, June 2002.

Liljeqvist,B. “Visions and Facts – A Survey of Network Processors”. Master’s Thesis, Department of Computer Science, Chalmers University of Technology, October 2003.

Shah, N. Understanding Network Processors. Master’s Thesis. Dept. of Electrical Engineering and Computer Science, Univ. of California, Berkeley. 2001.

Tsai, M.; Kulkarni, C.; Sauer, C.; Shah, N.; Keutzer, K. “A Benchmarking Methodology for Network Processors”. 1st Workshop on Network Processors (NP-1), 8th Int. Symposium on High Performance Computing Architectures (HPCA-8), 2002.

Shah, N.; Keutzer, K. “Network Processors: Origin of Species”, in Proceedings of ISCIS XVII, The Seventeenth International Symposium on Computer and Information Sciences, 2002.

Shah, N.; Plishker, W.; Keutzer, K.“NP-Click: A Programming Model for the Intel IXP1200”. 2nd Workshop on Network Processors (NP-2), 9th Intl Symposium on High Performance Computing Architectures (HPCA- 9), 2003.

Repository Staff Only: item control page
 
 
 
 
 
   
© Copyright 2007 MyAIS Faculty of Computer Science and Information Technology, University of Malaya – All Rights Reserved. Malaysian Abstracting and Indexing System is powered by EPrints 3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.